Startseite » Veranstaltungen » RISC-V Trainings
Dieses Formular ist für Eingaben gesperrt.

Submission Page for the 5th Workshop on RISC-V Activities

Verfasst von Andreas Vörg, edacentrum GmbH, DE am Di, 2021/05/18 - 10:21

DruckversionPer E-Mail sendenPDF-Version

Workshop on RISC-V Activities Logo

5th Workshop on RISC-V Activities

7 November 2022

This joint academic/industry workshop aims to stimulate the exchange of information among the attendees about already existing or planned RISC-V activities. The workshop provides a platform for how these activities can be extended across projects or to develop new ideas, activities and collaborations. This workshop has been initiated by the BMBF funded project  Scale4Edge and will be executed in conjunction with the edaForum22 and MICROELECTRONICS FOR FUTURE 22.

Date: 7 November 2022

Location: Hotel NH Collection Berlin Mitte, Friedrichstraße 96, 10117 Berlin, Germany; in Google Maps

Workshop language: English

RISC-V is one of the hottest trends in the industry these days, with its mature software toolchain and many hardware processor providers offering implementations ranging from textbook open-source cores to high-end commercial ones. The freedom to configure and customize the RISC-V ISA in accordance to the system needs, including custom instructions, is one of its strongest appeals, making custom RISC-V CPUs an attractive choice for an unprecedented number of companies. However, the challenge of actually designing a RISC-V core with custom extensions and ensuring its correct functional behaviour is still significant, even more in environments with high safety and security expectations.

About the Workshop series: https://www.edacentrum.de/en/risc-v/trainings

Program: https://www.edacentrum.de/en/risc-v/program

Registration

Deadlines

Short abstract deadline:

Sep 28, 2022 AoE*)

Author notification:

Oct 7, 2022 AoE*)

Program available:

Oct 14, 2022 AoE*)

Registration deadline:

Oct 31, 2022 AoE*)

*) AoE = Anywhere on Earth

Organizing Committee

  • Oliver Bringmann, Universität Tübingen, DE
  • Wolfgang Ecker, Infineon Technologies, DE
  • Andreas Mauderer, Robert Bosch GmbH, DE
  • Daniel Müller-Gritschneder, Technische Universität München, DE
  • Wolfgang Müller, Universität Paderborn, DE
  • Dieter Treytnar, edacentrum, DE
  • Andreas Vörg, edacentrum, DE
  • Stefan Wallentowitz, Hochschule München, DE

In case of questions, please contact:
Andreas Vörg or Dieter Treytnar
risc-vatedacentrum [dot] de

Submission Page is closed!