


Video Processing

Walter Stechele, Stephan Herrmann, Raul Medina



MPEG-7 Indexing and Retrieval





Video Object Segmentation

Where is CPU processing power burned?

Profiling of Color Analysis



Structure of Segmentation Algorithm




Performance Simulation

Function: $C = A + B$

Timing: $t_c = \max(t_A, t_B) + t_{add}$

Model Partitioning:

- Algorithmic Model: Software Model, functional
- Architectural Model: Timing and architectural effects



Dedicated HW Address Engine

• Area

Unit	[mm ²]
Processing Unit ¹⁾	1.8
Address Unit ¹⁾	2.5
Add'l Logic ²⁾	0.6
Interconnects ²⁾	5.1
Cache Memory ³⁾ (122 kByte)	18.1
Coordinates Memory ³⁾ (164 kByte)	19.6
Total	47.7

Techn.: ST/HCMOS7 0.25µm

CIF = Common Interchange Format (352x288)
f/s = frames/sec, QCIF = Quarter CIF (176x144)


• Processing Speed

Algorithm	
Watershed ⁴⁾	8.56 ms
Gradient ⁴⁾	2.03 ms
Erosion/Dilation ⁴⁾	1.52 ms
Relaxation ⁴⁾	3.60 ms
Iterative Color Segmentation ⁵⁾	49.2 f/s

Clock Frequency: 200MHz


- Synthesis Result
- Estimation
- Generated by RAM Compiler
- Resolution CIF, YUV Color
- Resolution QCIF, YUV Color

• Cost Metric:



Cost Metric = throughput per Si Area per clock frequ.

The Next Steps: Reconfigurable Architecture



Hardware:

- Dedicated: embedded RISC, memory/ctrl, bus/ctrl, config/ctrl
- Static reconfig: Application-specific, e.g. pixel addr.
- Dyn. Reconfig: Changing operations within application, e.g. pixel processing

Software:

- Operation: Management of config. Data, monitoring & test, RTOS
- Application: High level operations, e.g. segmentation ctrl