



# Advanced Design and Verification of ASICs (ADeVA)



# IP-based EDA Project IP<sup>2</sup>

IP<sup>2</sup>: BMBF sponsored industry/academic research project





### Goals:

Formal Spec + Simul./Prototyp. for flexible HW/SW Architectures Automated Co-Synthesis into C- and synthesizable VHDL Models Automated HW/SW Design Space Exploration:

Co-Design & Technology Selection

mask register implementation

: system functional requirement

Out-Of-Frame state declaration

1: FAWfound=0 and frment=13

0: FAWfound=2 and frmcnt=2

Default

0x0

: system functional requirement

OOF shall be declared valid when the Framing Marker is not

Description

1: OOF changed

0: OOFD set to 1

found during thirteen consecutive frames. OOF shall be declared

invalid if the Framing Marker is found twice in two consecutive

A mask register shall be implemented for every delta and event

register in the device. The ending \*E for event registers and \*D for delta registers shall be replaced by \*M for the generation of

the mask register. The mask registers shall be 1 bit wide and shall

Example: event register = BERTSFAILE; corresponding mask

100 REQUIREMENT BEGIN

have the type C-RW-control/mask.

170 REQUIREMENT BEGIN

register = BERTSFAILM

REQUIREMENT END

## **Application Specific:**

Digital Baseband Processing in Mobile Communication

# Specification

- Mostly textual
- general requirements
- register access
- control requirements
- System engineers & ASIC/SoC designers involved
- Common word processors (FrameMaker)
- Feature list linking via DOORS (requirement/document tracking system)
- Tracking using web based volume system
- draft version
- fixed, reviewed releases
- ASIC/SoC document (~300 pages, 1000 requirements)

## Formal Verification

#### Model generation

- Implicit priority via IF...ELSIF in VHDL
- Deterministic behaviour of tables requires consistency check
- No endless delta cycles
- Mapping of table conditions to boolean formulae
- Conjunction of conditions in a cycle must evaluate to FALSE (SAT problem)

Next steps-creating link to model checker,


#### Infineon CVE toolset

- Observation windows
- Property language
- abstractions
- coordination
- safety properties
- liveness properties
- counter example generation
- Asynchronous model

ARCHITECTURE behave OF dtt\_bytemon -- temp signals SIGNAL bytestate\_eq\_stable: boole SIGNAL errorrecovery\_eq\_off: bool BEGIN bytestate\_eq\_stable <= true</pre> WHEN bytestate = e\_stable ELSE false; errorrecovery\_eq\_off <= true WHEN errorrecovery = e\_off ELSE false; PROCESS(bytestate\_eq\_stable, errorrecovery\_eq\_off, ais, data\_in, byteval) BEGIN IF bytestate\_eq\_stable'EVENT AND bytestate\_eq\_stable = true AND ais = false THEN bytemon <= data\_in;</pre> ELSIF errorrecovery\_eq\_off = false AND ais = true THEN bytemon <= byteVal; END IF; END PROCESS; END behave;

## Automat. Testcase Generation





## Procedure:


Generation of an abstract (graph) model of the system Identification of relevant substates (e.g. system outputs) Paths in the abstract model correspond to system stimuli Result

abstract testcases that have to be mapped to the concrete simulation environment

## ADeVA Language

### Mode Transition Tables (MTT)

- State machine functionality
- Local view of system behaviour (operation mode)



#### Data Transformation Tables (DTT)


New language feature

REQUIREMENT END

Register Name

OOFD

- Combinational and sequential logic
- Describe manipulation of data signals



"•"MTT/DTT implicit self assignment if no condition holds

Multiple events at a time are allowed


#### Checks

- Syntax checks
- Integrity checks

Consistency checks

- wrong cell content
- all cell objects declared (open ports, signal names, etc.)
- guarantee of deterministic behaviour
- (statically reachable, deadlock, cycle detection)

## Testbench Concept



Reactivity: interrupts, cmds, frame pulses, strobes

- Mixed VHDL/Verilog/C++ Testbench
- Cadence ncsim
- Model Technology MTI
- IKOS hardware accelerator
- Device Under Test (DUT)
- VHDL RT level, Verilog gate level
- CPU Interface (CIF)
- C++ core Simulation control
- Command file interpreter
- Main Data Channel
- C++ core
- Sonet/SDH Data Generator & Analyzer
- Dynamic generation & analysis
- Nested generators/analyzers
- Secondary Data Channels
- Overhead access channel, etc. VHDL behavioural models
- Single common logfile • time and/or frame based













