



Veröffentlicht auf *edacentrum* (<https://www.edacentrum.de>)

[Startseite](#) > Druckeroptimiertes PDF

A RISC-V based Edge Computing Platform with Interchangeable Cores Using 22FDX

Paul Palomero Bernardo, University of Tuebingen, DE

Paul Palomero Bernardo, Adrian Frischknecht, Dustin Peterson, University of Tuebingen, DE

Abstract

In this talk, we will present a configurable, low-power edge computing platform for efficient sensor signal processing. The platform is composed of a RISC-V processor core, a hardware accelerator, and a distributed memory architecture with dynamic content re-allocation. Following a strict hardware/model co-design approach, we have derived an optimized low-power hardware accelerator for temporal convolutional networks using a configurable array of processing elements with optimized access to the distributed memory architecture. We have integrated different RISC-V processor cores into our edge computing platform and will present the results of two alternative core implementations in Globalfoundries' 22FDX technology.

Biography



Paul Palomero Bernardo was born in Tübingen, Germany, 1996. He received the B.S. and M.S. degrees in computer science from University of Tübingen, Tübingen, Germany, in 2017 and 2020, respectively, where he is currently pursuing the doctoral degree (Ph.D.) at the Department of Computer Science. His current research interests include neural network hardware and design optimization.

edacentrum | Schneiderberg 32 | 30167 Hannover | fon: +49 511 762-19699 | fax:+49 511 762-19695 | emailinfo@edacentrum [dot] denach oben

Quell-URL: <https://www.edacentrum.de/risc-v-based-edge-computing-platform-interchangeable-cores-using-22fdx>