Design for Testability: The Path to Deep Submicron