



Published on *edacentrum* (<https://www.edacentrum.de>)

[Home](#) > [Projects](#) > Printer-friendly PDF

IPQ: IP qualification for efficient system design



The IP-based system-level modeling and simulation design methodology represents a breakthrough in current design methodology, which has a strong impact on competitiveness. The main goal of this project is to address the qualification and reuse of intellectual property (IP) in current system design in networking, high-speed links, multimedia, and automotive domains by using system-level modeling and verification techniques. This will include design reuse with qualified and parametric IP cores and a seamless design flow integrating existing and emerging tools. It will enable the improvement of developed tools and possible future commercialization.

Project coordination:

AMD Saxony LLC & Co. KG

Dr. Hans-Jürgen Brand

fon: +49 351 277-6016

hans-juergen [dot] brand@amd [dot] com

Project management:

Fraunhofer Institut für Integrierte Schaltungen (IIS)

Dr. Steffen Rülke

fon: +49 351 4640-720

ruelke@eas [dot] iis [dot] fraunhofer [dot] de

Project Information

Project partners:

- [AMD Saxony LLC & Co. KG](#)
- [Deutsche Thomson OHG](#)
- [empolis knowledge management GmbH](#)
- [FZI Forschungszentrum Informatik](#)
- [Infineon Technologies AG](#)
- sci-worx GmbH
- Siemens Business Services GmbH & Co OHG
- [Universität Paderborn](#)

Final Report

Project Flyer (DE)

NL 02 2004 (PN)

NL 01 2004 (PN)

NL 03 2003 (PN)

NL 02 2003 (PB)

NL 02 2002 (PN)

NL 01 2002 (PN)

Funding initial:

BMBF F&E 01M3048

MEDEA+ A511

Runtime:

December 01, 2000 - November 30, 2003

Website:

Used Abbreviations

Abbreviation	Meaning
PR	Project Report
SPR	Short Project Report
PN	Project News
FPR	Final Project Report

edacentrum | Schneiderberg 32 | 30167 Hannover | fon: +49 511 762-19699 | fax:+49 511 762-19695 | email: info@edacentrum [dot] deup

Source URL: <https://www.edacentrum.de/en/projects/IPQ>