Semi-Hierachical Layout Approaches for ASIC Designs with Multi-Million Instances