Sigma65: Technology­based Modeling and Analyzing Methods considering variation in the 65nm node

The topic of the investigations planned over the next years will be the introduction and full deployment of next generation technologies in digital IC design. This includes for instance the 65-nm node. Resulting from decreasing structures, new relations between the components of a chip and its environment have to be taken into consideration. The growing level of uncertainties of key parameters within a chip and between different chips in the sub-100 nm area plays a more and more important role. The process spreads have to be consequently considered in the design process. The project especially takes the description levels into account that are closely related to the process technologies. During the project period, procedures and methods will be developed that allow to determine probability distributions of parameters that describe circuits at a higher level of abstraction (gate or block level) based on the distributions of the process and transistor level parameters. The high level models shall directly depend on the main technology uncertainties as accurate as necessary.

Used Abbreviations