Controlling leakage power in nanometer CMOS: Technology meets design